We fabricated graphene pnp devices, by embedding pre-defined local gates in an oxidized surface layer of a silicon substrate. With neither deposition of dielectric material on the graphene nor electron-beam irradiation, we obtained high-quality graphene pnp devices without degradation of the carrier mobility even in the local-gate region. The corresponding increased mean free path leads to the observation of ballistic and phase-coherent transport across a local gate 130 nm wide, which is about an order of magnitude wider than reported previously. Furthermore, in our scheme, we demonstrated independent control of the carrier density in the local-gate region, with a conductance map very much distinct from those of top-gated devices. This was caused by the electric field arising from the global back gate being strongly screened by the embedded local gate. Our scheme allows the realization of ideal multipolar graphene junctions with ballistic carrier transport.
Introduction
Graphene, a single atomic layer of graphite, has attracted considerable interest owing to its unique linear band structure as well as its promising device applications [1] . Due to its gapless energy spectrum, low carrier density, and atomic thickness, the carrier type and density can be conveniently tuned by using electrostatic gates, which allows the in situ realization of a pn-or pnp-type multipolar configuration on a graphene layer. A graphene pnp junction offers a unique platform for investigating many novel phenomena such as Klein tunneling [2] , particle collimation [3] , and Veselago lensing [4] .
To realize electronic devices based on these unusual transport properties in graphene heterostructures, fabrication of a high-quality graphene multipolar junction is essential. In most of the studies to date, graphene pnp junctions are fabricated by placing a top local gate separated from the underlying graphene layer by a metal oxide or an organic 3 Present address: DPMC and GAP, University of Geneva, CH1211 Geneva, Switzerland. dielectric layer [5, 6] . However, in this scheme, charged impurities left in such dielectrics provide additional doping and scattering sites, thereby limiting the carrier mobility in the graphene [7] . Moreover, since a top-gated graphene sheet is covered with dielectrics, an annealing process [8, 9] , which is often adopted to enhance the carrier mobility by removing the organic residue in the graphene layer, is not applicable. To overcome such difficulties, air-bridged top gates have been attempted [10, 11] . However, due to the large vacuum gap between the suspended gate and the underlying graphene sheet, an excessively high voltage must be applied to induce a sufficient carrier density, which is not practical for device applications. Furthermore, at high voltage, the electrostatic force tends to collapse the suspended gate, thus restricting the range of possible lateral sizes and thicknesses of the gates for ensuring the mechanical strength of the device. Finally, placing a top gate requires electron-beam irradiation of the surface of the graphene, either to cross-link the organic resist or to define the local gates, which tends to degrade the graphene layer [12] [13] [14] .
In this paper, we introduce a new method of fabricating graphene pnp junctions. By embedding pre-patterned local gates in a substrate, we are able to obtain high-quality pnp junctions with neither deposition of dielectric layer nor electron-beam exposure of the graphene sheet. Similar schemes have been adopted to realize high-quality local-gated carbon nanotube devices [15, 16] . We achieved ballistic and phase-coherent carrier transport in a graphene pnp device with a local gate 130 nm wide, which is almost an order magnitude wider than reported previously [17] . Quantitative analysis using the Landauer formula explains the observed conductance oscillation well and shows that the mobility is not degraded in the local-gate region (LGR). In a high magnetic field, another device with a local gate 1 μm wide exhibited the 2e 2 / h quantum Hall (QH) plateau, indicating no backscattering in the LGR. The conductance across our pnp junctions shows a gate-voltage dependence that is very much distinct from those of top-gated junctions, indicating a strong screening of the electric field by the embedded local gate. The process begins with the deposition of a poly-silicon layer 80 nm thick on top of a highly doped silicon wafer covered with a silicon oxide layer 200 nm thick. The polysilicon layer was made conductive by implanting 40 keV phosphorus ions with a dose of 5.0 × 10 15 cm −3 . This highly doped poly-silicon was then etched into a pre-designed pattern using the negative electron-beam resist (NER) as an etching mask. After depositing an additional silicon oxide layer on the entire wafer, chemical-mechanical planarization (CMP) was used to obtain a flat surface. At this stage, the silicon oxide layer was etched until the poly-silicon surface appeared. Finally, a silicon oxide layer approximately 10 nm thick was deposited. Figure 1(b) shows a cross-sectional transmission electron microscopy (TEM) image of the final product where conducting poly-silicon wires, to be used for local gates, are buried ∼10 nm below the surface of the silicon oxide layer.
Sample preparation and measurements
Figure 1(c) shows optical images of graphene sheets placed on embedded local gates with widths of 1 μm (upper panel) and 130 nm (lower panel). A graphene sheet was mechanically transferred onto a local gate [18] , enabling the placement of a graphene sheet within a few μm of the intended position. The transfer process proceeded by first exfoliating single-layer graphene onto a polymer bilayer consisting of poly(4-styrenesulfonic acid) at the bottom and polymethylmethacrylate (PMMA) at the top. After a suitable piece of graphene was selected using an optical microscope, the polymer stack was floated on the surface of a deionized water bath. Since poly(4-styrenesulfonic acid) is soluble in water, only the PMMA membrane and the graphene layer remained on top of the water. The graphene on PMMA membrane was then transferred to a target substrate with embedded local gates [18] . The graphene sheet was positioned within a few micrometers of the intended position using a micromanipulator mounted under an optical microscope. Note that the graphene surface was kept intact by avoiding chemical contact with any solvents during the transfer process. After the transfer, the substrate was heated to 110
• C for 10 min to enhance the substrate-graphene adhesion. The PMMA was then dissolved away in acetone, and electrodes were attached to the graphene by electron-beam patterning and the subsequent evaporation of a Ti/Au (5/35 nm in thickness) bilayer. An optical image and a schematic diagram of a typical device are shown in figures 2(a) and (b), respectively.
We made measurements in a dilution fridge in a temperature range of 60 mK-4.2 K with magnetic fields up to 10 T. Conventional lock-in techniques were used with a current bias of 10-500 nA at 13.3 Hz. Results from two representative devices are presented here; the data in figures 2 and 3 were taken with the device shown in figure 2(a), which had a local gate 1 μm wide and a carrier mobility of ∼5000 cm 2 V s −1 in graphene, and the data in figure 4 were taken with a device having a local gate 130 nm wide and a carrier mobility of ∼8000 cm 2 V s −1 (corresponding to the mean free path of ∼165 nm), as determined at the carrier density of n ∼ 3.2×10 12 cm −2 . The widths of the local gates were determined using a scanning electron microscope.
Results and discussion
To specify the number of atomic layers of graphene adopted, the QH resistance R xy in a global-gate region (GGR) was measured at B = 10 T. As shown in figure 3(a), QH plateaus with values of 1/2, 1/6, and 1/10 in units of h/e 2 were observed, which are characteristic of single-layer graphene [1] . The longitudinal resistance R xx showed successive peaks with intervals of ∼12.6 V as V BG varied. Since the degeneracy of the Landau levels at B = 10 T is ∼10 12 cm −2 , we estimated the corresponding back-gate coupling efficiency as α BG = n 1 /V BG ≈ 7.9 × 10 10 cm −2 V −1 , where n 1 is the carrier density in the GGR. Unlike top-gated devices, electrodes for the measurement of QH states in the LGR can be conveniently placed on the LGR. In figure 3(b) , QH resistance in the LGR is shown as a function of V LG , where half-integer QH plateaus are clearly seen. The local-gate coupling efficiency extracted from the interval between the center of plateaus, ∼0.53 V, gives α LG = n 2 /V LG ≈ 1.9 × 10 12 cm −2 V −1 with n 2 being the carrier density in the LGR. α BG and α LG agree reasonably well with the estimate from the simple parallel-plate-capacitor model, eα LG(BG) = ε 0 ε SiO 2 / h 1 (2) , together with the dielectric constant of silicon oxide ε SiO 2 = 3.9 and a spacing between the local (back) gate and the graphene of h 1(2) = 11(270) nm.
In figure 2 (c), the four-terminal resistance across the pnp junction is plotted as a function of the back-gate voltage (V BG ) and the local-gate voltage (V LG ). The most prominent feature is the upright cross-like pattern that divides the conductance map into four quadrants. It consists of vertical and horizontal bands, which correspond to the charge neutrality points (CNP) in the LGR and the GGR, respectively. R(V LG , V BG ), shown in figure 2(c), is in clear contrast to that observed for top-gated devices, where a skewed cross-like pattern was observed [6, 19, 20] . The difference is more clearly seen in a one-dimensional slice plot at a fixed V LG or V BG . In top-gated devices, where the local gate is located above the graphene sheet, the carrier density in the LGR is affected by both V LG and V BG . Thus, tuning the charge-neutral condition in the LGR depends on both V LG and V BG . This leads to a doubly peaked structure in R(V BG ) [19, 20] , and a varying peak position in R(V LG ) [6] .
In our device, however, neither double-peak structures in R(V BG ) nor the change in the peak position of R(V LG ) were observed (see figures 2(d) and (e)). This indicates that the carrier density in the LGR is not affected by V BG , but depends on V LG alone. We attribute this behavior to the poly-silicon conducting wire (local gate) located between the graphene and the back gate, which almost completely screens the electric field induced by the back gate. To confirm this interpretation, we calculated the carrier density profile near the LGR using commercial finite-element simulation software (Comsol Multiphysics). In the calculation, we assumed that the graphene was perfectly conducting and used the potential of the local and back gates as boundary conditions. We chose 3.9 for the dielectric constant of silicon oxide and set the spacing between the graphene layer and the local gate (back gate) at 11 nm (270 nm). 4 V for different values of V BG . Since the spacing between the local gate and the graphene layer in our device is only 11 nm, the electric potential between graphene and the local gate is strongly influenced by the local-gate voltage itself but not by the voltage of the back gate that is located 270 nm below the graphene layer. The back-gate effect is almost completely screened out by the conducting local gate. On the other hand, as the electric field decreases rapidly moving away from the narrow local gate, the electric potential is little influenced by the local-gate voltage and is determined solely by the global back-gate voltage. This explains why the carrier density in the LGR (−0.5 μm < x < 0.5 μm) is constant for all values of V BG in figure 2(f), consistent with our expectations and the experimental results shown in figures 2(c)-(e).
The asymmetry in the resistance profiles in figures 2(d) and (e) indicates the formation of a pnp multipolar configuration in graphene, because a pn (bipolar) interface yields a higher resistance than an nn (unipolar) interface [6] . The formation of a pn interface can also be confirmed by transport measurements in the QH regime. In a high magnetic field, the QH effects in the GGR and LGR develop independently with the separate respective filling factors of ν 1 and ν 2 . Mixing of the edge states at the LGR-GGR boundary leads to quantized two-terminal conductance at a fraction of e 2 / h [5, 19, 21] . In a pnp junction, the two-terminal conductance G depends on the relative magnitude and sign of ν 1 and ν 2 [19] .
(a) Edge-state transmission regime (|ν 1 | > |ν 2 | and ν 1 ν 2 > 0), (b) Partial-equilibrium regime (|ν 1 | < |ν 2 | and ν 1 ν 2 > 0),
(c) Full-equilibration regime (ν 1 ν 2 < 0), Figure 3 (c) presents a color map of the conductance plateaus calculated from equations (1)- (3) for different values of ν 1 and ν 2 . Again, due to the strong screening effect discussed above, the shape of the conductance map in figure 3(d) differs in its principal feature from those of top-gated devices, where adjoined parallelograms were observed [5, 19] . The feature in figure 3(d) is in qualitative agreement with that calculated in figure 3(c) . To present a quantitative comparison, we plotted the conductance as a function of V LG for ν 1 = −2 (upper panel) and −6 (lower panel) in figure 3(e) . The values of the conductance at the plateaus are denoted in figure 3(c) in units of e 2 / h. In both graphs, the measured conductances are in excellent agreement with the calculations, which are denoted by broken lines. In particular, for ν 1 = ν 2 = −2, a quantized conductance plateau 2e 2 / h is clearly visible, which was previously observed only in devices with suspended top gates [11] . The absence of this plateau in ordinary top-gated devices, i.e., those with a dielectric layer between the graphene and the top gate, is presumably due to backscattering in the LGR and/or the pn interfaces [19] . Thus, the presence of the 2e 2 / h plateau in our device indicates improved junction quality and no backscattering.
We next focus on the behavior of the device in the GGR with a local gate 130 nm wide and a mean free path of ∼165 nm. To observe ballistic as well as phase-coherent electron transport in a graphene pnp junction, the spacing between two adjacent pn interfaces should be shorter than the mean free path. This was first demonstrated by Young and Kim in a device with an extremely narrow local gate ( 20 nm) [17] . They observed Fabry-Perot interference of the carriers between the two pn interfaces of a pnp junction. More importantly, they also observed a π phase shift in the FabryPerot oscillations in a finite magnetic field, which signifies Klein tunneling [2, 17, 22] . However, similar measurements conducted by other groups did not show the π phase shift in the Fabry-Perot oscillations [10, 23] , presumably because the ballistic transport condition was not satisfied in the LGR [24] . Figure 4 (a) shows the local-gate dependence of the conductance across the pnp junction at V BG = −40 V. When a pnp junction is established (V LG > V CNP ∼ −0.03 V), the conductance oscillates as a function of V LG . Around V LG = 1 V, the spacing between successive peaks becomes ∼0.3 V, corresponding to a carrier density of n 2 ≈ 5.7 × 10 11 cm −2 . This value agrees well with a naive estimate for the resonant density in a Fabry-Perot cavity [17] , n ≈ 4 √ πn 2 /L c ∼ 6.0 × 10 11 cm −2 , where L c is the spacing between the two pn interfaces. As shown in figure 4(b) , the oscillations become clearer on plotting the numerical derivative of the conductance, dG/dV LG . This periodic feature was observed only in the presence of a pnp-type multipolar configuration. This oscillation feature depends primarily on V LG , because the width of a pnp junction and the electric field at pn interfaces are mostly determined by V LG (see the carrier density profile in figure 4 (e)).
In a magnetic field, the observed conductance oscillations shows an abrupt phase shift for B ∼ 250-500 mT (see figures 4 (c), (d) and (f)). This phase shift is caused by electrons normally incident on the pn junctions (k y = 0) as they gain an additional Berry's phase π in an external magnetic field by enclosing the origin in momentum space [17, 22] . In our devices, the phase shift is expected to occur for B * = 2hk y0 /eL c = 4 ln(3/2)heE/π(eL c ) 2 v F ∼ 400 mT, which is in good agreement with observation. Here, k y0 is the transverse momentum of an electron, which gives its largest contribution to the Fabry-Perot resonance in zero magnetic field; E is the electric field at the pn interfaces; and v F is the Fermi velocity. For a more detailed analysis, we extract the oscillating component of the conductance G osc by subtracting the symmetric and non-oscillating background conductance following the scheme adopted in previous studies [17] . We first obtained the odd component of the resistance by antisymmetrizing the resistance, R odd (|n 2 |) = R(n 2 ) − R(−n 2 ). We then subtracted the background conductance, G odd from the odd conductance component, obtaining G osc = G odd − G odd as a function of B and V LG ; see figure 4(d) .
For a quantitative analysis, we calculated G osc by adopting the Landauer formula [17, 22] ,
where T R (L) and R R (L) are the transmission and reflection amplitudes of the carriers at the right (left) side of the pn boundaries, θ WKB is the phase accumulated across a pnp junction, θ rf is the additional phase acquired upon backreflection at a pn interface, and mfp is the mean free path in the LGR, a fitting parameter that controls the amplitude of the oscillation. T R (L) and R R (L) are determined by the electric field at the pn interfaces [17, 22] , which is given by eE = 2.4hv F (n ) 2/3 with nonlinear screening at the CNP taken into account [25] . Here, n is the gradient of the carrier density at the junction boundary. To estimate θ WKB , θ rf , and E, we simulated the carrier density profile around the LGR using the device parameters of W = 130 nm, h 1 = 11 nm and h 2 = 270 nm (see figure 4(e) ). For the mean free path mfp in the LGR, we adopted the GGR value, which was extracted from the conductance measurement mfp = (h/2e
2 )σ/ √ n 1 π. As shown in figure 4(f), with mfp = 165 nm, the calculated G osc is in excellent agreement with the data in both zero magnetic field and in the different finite magnetic fields. This indicates that the mean free path is almost identical in the LGR and GGR. This result contrasts with those of previous studies with top-gated devices, where the LGR mean free path turned out to be less than two thirds of that in the GGR [17] . The reduced mean free path in the LGR for those top-gated devices is attributed to the deposited dielectrics and the electron-beam irradiation during the top-gate fabrication, which tends to degrade the LGR graphene layer [17, 26] . In our embedded local-gate devices, however, no variation occurred in the mean free path in the LGR and the GGR. The long mean free path in the LGR of our devices allowed the observation of ballistic phase-coherent transport, even with a local gate 130 nm wide. This is an order of magnitude wider than those used in previous studies, where the top-gate width was less than 20 nm. This clearly demonstrates the merit of using embedded local gates and confirms the resulting high quality of our pnp junction.
Conclusion
In conclusion, by embedding pre-defined local gates on the surface of a substrate, we have developed a new scheme for fabricating graphene pnp devices. With neither deposition of dielectric material nor electron-beam exposure of the LGR, we obtained high-quality pn junctions without degradation of the LGR mobility. This scheme allowed us to observe ballistic phase-coherent transport in a device with a local gate that was much wider than what was reported in a recent study [17] . The 2e 2 / h QH plateau develops in high magnetic fields, indicating the formation of high-quality pnp junctions without backscattering. With local gates embedded inside the substrates, our device structure can be further improved by utilizing the freedom of adopting diverse methods of enhancing the mobility in graphene, such as Ar/H 2 annealing [9] or transference onto boron nitride substrates [18] . This enables the study of graphene pnp junctions in a fully ballistic regime, where one may be able to observe many novel phenomena such as the Veselago lensing effect [4] . Our scheme will also facilitate studies using scanning tunneling spectroscopy [27] on graphene pn boundaries without dielectric coverage to probe the details of scattering and/or tunneling processes as well as the existence of snake states at finite magnetic fields [28, 29] .
